Syntacore™
RISC-V cores and tools

SCR1 MICRO-CONTROLLER CORE

Figure 1 - Block diagram of the SCR1 processor

OVERVIEW

The SCR1 core is an open-source, RISC-V-compatible, 32-bit, entry-level microcontroller-class core, designed by Syntacore for general-purpose, deeply embedded applications and control systems.

This compact industry-grade IP core is based on the Harvard architecture with separate instruction and data buses and includes an in-order 4-stage pipeline, an IPIC unit, a TCM, industry-standard AXI4/AHB-Lite and JTAG or cJTAG* interfaces. SCR1 is fully compliant with the RISC-V open instruction set architecture (ISA) defined by RISC-V International. The core can be configured for a very small area starting from 10k gates and is open-sourced under the permissive SHL license, which allows commercial use.

The core comes with pre-configured software tools and is ready for use out-of-the-box for commercial and educational purposes.

* Available upon request

ADVANTAGES

- Open-source
- Compact size
- Low power-optimized
- Flexibility and customization
- High performance
- Suitable for educational purposes

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

TECHNICAL SPECIFICATION

Feature	Description
ISA Support	RV32I/E[MC], Integer Multiplication and Division [M], Compressed Instructions [C] — optional
Execution Privilege Levels	Machine mode
Pipeline	In-order 2 – 4 stage pipeline (integer)
Hardware Multiplier/Divider	Speed-optimized/area-optimized
Optional Tightly-Coupled Memory (TCM)	I/D-shared, configurable: size - up to 64KB
Interrupt Support	IPIC - up to 16 interrupt lines, interrupt priority levels support
Embedded 64-bit RTC timer	Machine-mode timer interrupt support
Software Interrupts	Machine-mode software interrupt support
Low Power Management	Clock-gating support, power-gating support (coarse-grain power domain control, core-level UPF provided for low-power aware simulation and implementation), WFI (Wait For Interrupt) scheme to enter a sleep mode
Optional Debug Unit	JTAG/cJTAG-compliant interface, 2 hardware breakpoints, software breakpoints support
Advanced Performance Monitoring	2 performance counters
Bus Interfaces	Master AXI4 or AHB-Lite external memory interfaces

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

BLOCK DIAGRAM

SCR1 has functional blocks included in the base configuration by default and optional blocks that can be added upon request during the development stage.



Figure 2 - SCR1 processor components

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

CONFIGURATION OPTIONS

The SCR1 core platform offers wide customization possibilities with a default set of features that can be configured to meet your requirements.

Feature	Description
Instruction Set	RV32(I/IM/IMC/E/EM/EMC)
Hardware Multiplier/Divider	Speed-optimized/area-optimized according to requirements (iterative or pipelined configuration depending on frequency and performance requirements)
Optional Tightly-Coupled Memory (TCM)	4KB to 64KB
Interrupt Support	IPIC — up to 16 interrupt lines, interrupt priority levels support
Bus Interfaces	Master AXI with 32-bit data
	Master AHB-Lite with 32-bit data
Optional Debug Unit	Debug subsystem with the JTAG/cJTAG interface

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

INSTRUCTION SET

Default

I/E: Base/Reduced Base Integer,

Zicsr: Control and Status Register Instructions,

Zifencei: Instruction-Fetch Fence*

Optional

M: Integer Multiplication and Division,

C: Compressed Instructions



Figure 3 - SCR1 instruction set

*For a complete list of supported instructions, please refer to the SCR1 Instruction Set Manual

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

SOFTWARE

Syntacore develops and supports a wide range of tools optimized for SCR cores. This includes a ready-to-use package for software development (Syntacore Development Toolkit), a pre-built FPGA SDK, system software and detailed documentation. In addition, Syntacore provides an extensive support for third-party debugging hardware and software.

Syntacore Development Toolkit:

- Pre-built, tested and ready-to-use bundle
- Pre-configured and optimized for SCR cores
- Industry-quality toolchains support (GCC and LLVM)
- Support and regular release cycles
- Pre-configured OCD and GDB with Python scripts

Works out-of-the-box!

Software		Description
Syntacore Development Toolkit		
IDE		Visual Studio Code plugin
		Eclipse
Toolchain		GCC with binutils and Newlib libraries
		clang/LLVM compiler
Debuggers		GNU GDB
		OpenOCD
Simulator		QEMU
Software Examples		Sample applications and benchmarks
		HAL and BSP
OS		FreeRTOS/(RTEMS/Zephyr)*
Bootloader and Firmware		First-stage bootloader
Documentation		SDK User Guide, Tools Guide (IDE, CLI)
Third-Party Tools		
SEGGER	Probe	J-Link Ultra+
	IDE	Embedded Studio
Lauterbach	Probes	PowerDebug
		PowerTrace
	Debugger	Trace32
Ashling	Probe	Opella-XD
	IDE	RiscFree™
Digilent	Probe	JTAG-HS2
Olimex	Probes	ARM-USB-TINY-H
		ARM-USB-OCD-H

*Downloaded separately

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

DEVELOPMENT BOARDS

The SCR1 product package includes a ready-to-use FPGA development suite that features comprehensive documentation and pre-configured FPGA images. The package provides developers with an easy way to start working on their SCR1-based projects.

Supported FPGAs*

Manufacturer	Model
Digilent	ARTY A7-100T
AMD/XILINX	AMD Virtex UltraScale+ FPGA VCU118
Intel	Arria V GX
	Arria 10 GX

FPGA Resources Utilization**

	Configuration
FPGA	**SCR1 TCM 64KB**
Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit 1 182 240 LUTs / 2160 BRAM	0.52%/0.74%
Arty Nexys A7 (100T) 63 400 LUTs / 135 BRAM	9.88%/11.85%
Arria® 10 GX FPGA Development Kit 427 200 ALMs 55 562 240 RAM bits	0.89%/1.89%
Arria V GX FPGA Starter Kit 136 880 ALM 17 674 240 RAM bits	2.82%/5.94%

*Standard FPGA development boards supported by default. Customer FPGA images can be considered upon request.

**FPGA resources utilization by a RISC-V CPU cluster (base configuration).

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

PRODUCT PACKAGE

The SCR1 product package includes:

Component	Contents
RISC-V Compatible Core	• System Verilog RTL source code
Syntacore Development Toolkit (downloaded separately)	• Toolchains • OS and bootloaders • IDEs • Debuggers • Simulator • Software example projects, HAL and BSP
FPGA-based SDK	• Sample FPGA projects • Pre-build FPGA images
Tests and Scripts for Simulation	• Verification test suite for pre-silicon (RTL simulation-based) • Verilator simulation support
Comprehensive Documentation	• User Manual (quick start guide) • External Architecture Specification (EAS) • SDK User Guide • Tools Guide

Full RTL and supplementary collateral are available from the github repository.

SCR1 MICROCONTROLLER CORE

Syntacore™
RISC-V cores and tools

POWER, PERFORMANCE, AND AREA

			Configuration
			32-bit
Performance*, per MHz	**Dhrystone**	-O2	1.55
		best**	3.15
	Coremark	best***	3.05
Area, kGates			10..36

Conditions: *Dhrystone 2.1, Coremark 1.0, LLVM-20-sc, run from TCM, **LLVM-20-sc Obest with LTO, ***LLVM-20-sc Obest with ground rules, configuration - RV32IM, 3-stage pipeline, TCM 32KB

Configuration

	90LP		**28HPC**	
	Area	Power	Area	Power
MIN*	0.027 mm^2	5.82 uW/MHz	0.004 mm^2	1.40 uW/MHz
BASE**	0.07 mm^2	10.18 uW/MHz	0.010 mm^2	2.38 uW/MHz
MAX***	0.091 mm^2	9.96 uW/MHz	0.013 mm^2	2.29 uW/MHz

Configuration

	Max Frequency (9-TRACK, LVT, TYPICAL 1.2V, 25°C) W/O DFT	**Max Frequency** (28HPC+, 12-TRACK, LVT, TYPICAL 0.9V, 25°C)
MIN*	150+ MHz	750+ MHz
BASE**	250+ MHz	1100+ MHz
MAX***	300+ MHz	1200+ MHz

Conditions:

Area 90LP - 9-track, LVT, typical 1.2V, 25°C @50MHz, without DFT, core logic only

Area 28HPC - 9-track, LVT, typical 0.9V, 25°C @100MHz, without DFT, core logic only

Power - Measured at a post phys synthesis gate-level netlist,

Dhrystone 2.1 run from TCM, 10 last iterations of 500,

90LP - 9-track, LVT, worst 1.08V, 125°C @50MHz, without DFT, core logic only

28HPC - 9-track, HVT, typical 0.9V, 25°C @100MHz, without DFT, core logic only

Configurations:

*RV32EC, TCM 32KB, no Debug Unit, no IPIC, no HW Multiplier, 1 IRQ

**RV32IC, TCM 32KB, a full feature set configuration

***RV32IMC, TCM 32KB, a full feature set configuration

CONTACT DETAILS

To learn more about the SCR1 core,
contact Syntacore or visit the web:
https://syntacore.com
sales@syntacore.com

NOTES

DS_SCR1 - v2